Abstract: Quantum confined devices of three-dimensional topological insulators have been proposed to be promising and of great importance for studies of confined topological states and for applications in low energy-dissipative spintronics and quantum information processing. The absence of energy gap on the TI surface limits the experimental realization of a quantum confined system in three-dimensional topological insulators. This communication reports on the successful realization of single-electron transistor devices in Bi2Te3 nanoplates by state of the art nanofabrication techniques. Each device consists of a confined central island, two narrow 2 constrictions that connect the central island to the source and drain, and surrounding gates.
constrictions that connect the central island to the source and drain, and surrounding gates.
Low-temperature transport measurements demonstrate that the two narrow constrictions function as tunneling junctions and the device shows well-defined Coulomb current oscillations and Coulomb diamond shaped charge stability diagrams. This work provides a controllable and reproducible way to form quantum confined systems in three-dimensional topological insulators, which should greatly stimulate research towards confined topological states, low energy-dissipative devices and quantum information processing.
Topological insulators (TIs), which exhibit time-reversal symmetry (TRS) protected and spin-momentum inter-locked gapless Dirac surface states in the bulk band gap, are a new class of quantum matters. [1, 2] Quantum confined TI devices have been proposed to be promising and of great importance for studies of the fundamental physics of confined topological states [3] [4] [5] [6] [7] [8] and for applications in low energy-dissipative spintronics [9] [10] [11] and quantum information processing [12] [13] [14] . However, the absence of energy gap at the Dirac surface states and the related Klein tunneling phenomenon make it impossible to confine electrons electrostatically and to control the transport on the level of single electron via gating confinement. [15] It has been proposed and demonstrated by angle-resolved photoemission spectroscopy (ARPES) that the surface states could be gapped by magnetically doping 16 or by inter-surface state coupling [17, 18] .
But experimentally to exploit these effects to create quantum confined TI devices is very hard.
To date, only has one experimental realization of a confined dot device in an ultrathin (7 ~ 8 nm) Bi2Se3 ribbon been reported, where the tunnel junctions were created by thinning down the ribbon locally to less than a critical thickness of 6 nm. [19] The method requires a process with an accuracy of only a few quintuple layers, considering, e.g., the fact that for Bi2Te3 the critical thickness for surface state coupling is only four quintuple-layers, [18] compromising the device process controllability. In this communication, we demonstrate the experimental realization of a 3D TI single-electron transistor device using the state of the art nanofabrication techniques. Inspired by the nanostructures etched out of graphene flakes [20] [21] [22] and of two dimensional electron gas [23, 24] , we have fabricated a 3D TI single-electron transistor device by carving a central island, two narrow constrictions, source and drain reservoirs, and side gates entirely out from a Bi2Te3 nanoplate via focused ion beam (FIB) technique. The fabricated device is studied by scanning probe microscope and electrical transport measurements. It is demonstrated that the fabricated device displays well-defined Coulomb blockade effect, which is the single-electron transport characteristics of a single dot, and the fabrication technique of realizing quantum confined dot in a 3D TI nanoplate has a good controllability and reproducibility. According to the fact that the Coulomb blockade effect is observed in the measurements of elctron transport through the Bi2Te3 Coulomb island, an energy gap which is essential to confine electrons on the Coulomb island in the device is expected to present on the TI surface of the two narrow constriction areas.
The TI single-electron transistor devices are fabricated from high quality Bi2Te3
nanoplates. These nanoplates are grown by van der Waals epitaxy on fluorophlogopite mica substrates and have a typical lateral size of 20 to 50 μm and a thickness of 5 to 30 nm. [25, 26] After metal markers to be used in subsequent processes to locate nanoplates are defined on the growth substrates, Ti/Au (5/90 nm in thickness) contact electrodes are fabricated on top of the nanoplates by electron-beam lithography, electron-beam evaporation, and lift-off process.
Narrow trenches, which define the fine structures of the devices, are then created by FIB milling.
The detailed material growth and device fabrication processes are described in Supporting temperature before and after the fine structure is defined by the FIB milling. The increase in the resistance thus mainly arises from the bottleneck-like constrictions. Several fabricated devices are measured in a dilution refrigerator and they all display similar transport characteristics (Supporting Information). In the following, we concentrate to the results of our measurements for one typical device (device #14), as shown in Figure 1B . The thickness of the nanoplate, measured using atomic force microscope (AFM) is ~11 nm (Supporting Information, Figure   S1 ), which is thick enough against coupling between the top and the bottom surface states. Figures 1D and 1E show the zoom-in plots of the measurements in the regions marked by two red dotted rectangles in Figure 1C . Periodic current peaks with peak-to-peak spacing ∆ PG ≈ 11 mV are clearly observed in Figures 1D and 1E . The amplitude of the peaks is seen to be modulated in a gate-voltage scale which is an order of magnitude larger than ∆ PG . The peaks are reproducible with regards to different sweeping speeds of PG and applied sourcedrain voltages DS (Supporting Information, Figure S4 ). Figures S10 and S11), indicating that the observed Coulomb blockade effect is intrinsic to the TI island devices made by our technique. Figure 2C shows the measured current oscillations for the device at a source-drain voltage of VDS = 35 µV and at temperatures of T = 40 to 800 mK. With increasing temperature, the peaks become broadened and the current valleys are lifted, as expected.
From the measured charge stability diagram shown in Figure 2B , the capacitance and charging energy of the Bi2Te3 island in the device can be extracted. The extracted singleelectron charge energy is C ≈ 0.48 meV, corresponding to a total capacitance of the dot Ʃ = to the central island. Using the capacitance formula for an isolated flat disc, disc = 8 0 , [27] where is the relative permittivity of the surrounding material and R is the radius of the disc, and assuming = 80~90 for the Bi2Te3 nanoplate, [28, 29] we can extract from the measured total capacitance a value of radius ≈ 52~59 nm and a dot area of ≈ 0. The measurements presented above show that a Bi2Te3 Coulomb island and two tunnel junctions that connect the island to the Bi2Te3 source and drain are formed in the Bi2Te3 nanoplate. The island is defined by the geometrical structure we have created using the FIB milling technique, as we already discussed above. To show how the two tunnel junctions could be formed in the two bottleneck-like constriction areas, we illustrate in Figure 3E a proposed profile of the energy bands in the device along the current direction. Here, an energy gap of the surface band is supposed to exist in the narrow constriction areas. This energy gap most probably originates from one-dimensional discrete surface subbands as a result of confimement of the surface along the perimeter direction. [30] [31] [32] [33] [34] [35] Simultaneously, the subbands which are proved to be trivial show irregular fluctuations in energy due to surface roughness and disorder potentials, and the Fermi level is located in the bulk band gap (as seen from the measured resistance behavior which shows transition from a metallic property to a semiconducting property when the constriction width decreases to 50 nm, see Supporting Information, Figure   S12C ). When the Fermi level is located locally both in the surface and bulk band gaps, a tunneling barrier is established. In addition, as gapped surface subbands in the constriction areas are topologically trivial and could be localized by strong disorders, small dots in the constriction areas isolated out of potential fluctuations could be present. [36, 37] For example, the high current stripes with the slopes marked by red and black dashed lines in Figure 3A are the results of single-electron transport through such small dots. When a small dot is at the energy degenerate point of electron numbers, single-electron tunneling could take place and the small dot becomes transparent for electrons tunneling to or out of the geometrically defined central island, leading to relatively high Coulomb current peaks. When the small dot is in the Coulomb blockade condition, the single-electron transport could still occur via co-tunneling processes through the small dot but with a less probability, leading to relatively low Coulomb current peaks. Therefore, the Coulomb oscillations observed above are intrinsic to the central island and are present in all the accessible gate voltage regions, while the amplitude of the oscillations is strongly modulated by the transparencies of the left and right constrictions. At some extremely strong blockade regions of the constrictions, the tunneling current through the device could become too low to be measurable and no Coulomb current peaks could be detected. Comparing Figure 3C to Figure 3D , we see that the left constriction dot is less well defined than the right constriction dot in the device. This difference in constriction dot definition could also be deduced from 
Experimental Section
Experimental details and supplementary measurement results can be found in the Supporting Information.
Supporting Information
Supporting Information is available from the Wiley Online Library or from the authors. image displayed in Figure S1A shows that the nanoplate is of a hexagonal shape with a size (measured as a distance between two parallel sides) of ~40 μm. The atomically smooth surface has been identified by measurements using an atomic force microscope (AFM) shown in Figure   S1B . The particles seen on the nanoplate are contaminations introduced in the marker fabrication process. The thickness of the nanoplate is found to be ~11 nm from the AFM cross-sectional analysis shown in Figure S1C .
Device fabrication
The Bi2Te3 single-electron transistor devices studied in the main article and the Supporting
Information are fabricated in a process shown schematically in Figure S2 . In order to avoid damages of as-grown Bi2Te3 nanoplates introduced by any transfer process, all the devices are fabricated directly on the growth insulating mica substrates [ Figure S2A ]. After a mica substrate with as-grown Bi2Te3 nanoplates on it is selected, small alignment markers are prepared by electron-beam lithography (EBL), metal evaporation and lift-off techniques, in order to locate Bi2Te3 nanoplates for subsequent device fabrication processes [ Figure S2B ]. Here, a technology challenge due to charge accumulation arises for the EBL process on the insulating mica substrate.
In order to solve the charging-up problem, after spin coating of electron-beam resist (PMMA) on the mica substrate, we have coated a thin layer of conducting polymer (SX AR-PC 5000/90.1) on top of PMMA. Then, the same EBL, metal evaporation, and lift-off processes are employed to fabricate Ti/Au (5/90 nm in thickness) electrodes, which contact to selected nanoplates, on the mica substrate [ Figure S2C ]. Here, we note that in order to achieve good ohmic contacts to Bi2Te3 nanoplates, argon plasma treatment is applied on the contact areas right before the metal evaporation process. We note also that the Ti/Au metal leads, which connect the contact electrodes to the sample holder ground, are fabricated in the same time when the contact electrodes are fabricated, in order to eliminate the charging-up effect in the subsequent focus ionbeam (FIB) process. The Coulomb island structures are then defined via FIB milling, which directly writes trenches with designed patterns on the selected nanoplates in a high resolution without a need of mask [ Figure S2D ]. Finally, the grounding leads are cut by mechanically scraping to disconnect the electrodes of the devices from the sample holder ground. 
Structure design
Devices with different constriction sizes have been designed and fabricated to find out an optimal size of constrictions. Table S1 lists the room temperature source-drain resistances of the testing devices made on Bi2Te3 nanoplates with different thicknesses and different constriction widths, but similar constriction lengths. In general, a too long constriction often leads to formation of a series of quantum dots in the constriction. In Table S1 , all the devices are designed to be 20 ~ 25 nm in constriction length. A too wide constriction has too low impedance to form an effective tunneling barrier required for defining a Coulomb island, whereas a too narrow constriction exhibits too high impedance to measure the transport current. In Table S1 , devices with a room temperature resistance less than ~10 kΩ do not show any Coulomb blockade behavior at low temperature, while devices with a room temperature resistance higher than ~100
kΩ are always found to show the characteristics of multiple QDs. For nanoplates with a thickness of ~10 nm, the optimal constriction size to establish an effective quantum barrier in a constriction is ~25 nm in length and ~50 nm in width and the devices made with these optimized constrictions exhibit a source-drain resistance of 10 to 100 kΩ at room temperature. As the resistance is nanoplate thickness dependent, the constriction width of the devices made on Bi2Te3 nanoplates with different thicknesses deviate from the optimal parameters for the devices made on the nanoplates with a thickness of ~10 nm. end. In the measurements, a DC voltage is applied to the source with the drain being grounded, a DC current is record using a current preamplifier (DL-1211). The differential conductance is obtained by numerical calculations from the measured I-V curves. All the other noninvolved electrodes in a measurement are grounded if not specifically noted.
Supplementary Measurement Results of the Device Studied in the Main Article
Characteristic details and stability of the Coulomb current oscillations
As we showed in Figure 1 
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The observed characteristics of the Coulomb current oscillations shown in the main article are robust and reproducible against gate sweeping speed and applied source-drain voltage. Figure   S4 shows the source-drain current measured as a function of voltage VPG applied to the central and upper gates with (A) different VPG sweeping steps and (B) different applied source-drain voltages VDS. Here, it is seen that the current oscillations remain the same in both peak position and peak amplitude in the measurements with two different VPG sweeping steps. It is also seen that when VDS decreases, the current peak positions remain unchanged, but the peak widths become narrowed as expected. 
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We have also measured the Coulomb current oscillations and the charge stability diagrams of the device (Device #14) by sweeping the central gate (CG) and the upper gate (UG) separately. Figure S7 shows the results of the measurements when the central gate (CG) is swept. Very similar to the measurements by sweeping the central and upper gates together (i.e., VPG), sharp and roughly equally spaced Coulomb current oscillation peaks are observed in Figure. S7A ,B.
From the measurements, the peak spacing of △ VCG ~ 45 mV can be extracted. The measurements by sweeping the upper gate show similar results. However, the peak spacing extracted from the measurements is smaller and is △VUG ~ 15 mV. This is consistent with the device structure in which the upper gate is coupled to the lithography defined Bi2Te3 Coulomb island much stronger than the central gate. Figure S7C shows the differential conductance as a function of source-drain bias voltage VDS and voltage VCG applied to the central gate only (charge stability diagram). Here, well defined Coulomb diamond regions of low differential conductance are again seen clearly.
Characteristics of the device measured after thermal cycling
To further verify the robustness of the Coulomb blockade effect seen in the device to further characterize the device, we have performed the measurements of the device after warming up the sample to room temperature, holding it for two days, and then cooling it down. Figure S8 shows the source-drain current of the device (Device #14) measured after the thermal cycling as a function of different gate voltages.
In Figure. S8A ,B,D, it is seen that the Coulomb current peak structures are characteristically different from that in Figure S8C . In Figure. S8A ,B,D, each broad current peak is superposed by small peaks (fine structures). We have estimated the small peak spacing in gate voltage and find △VCG = 40 mV, △VUG = 15 mV and △VRG = 60 mV [see the inset in Figure S8A ]. The values of △VCG = 40 mV and △VUG = 15 mV are the same as that obtained before the thermal cycling. This is reasonable because these values reflect the capacitive coupling strengths of the central and upper gates to the Coulomb island defined by the FIB milling, and both the two gates and the Coulomb island should not be significantly changed in shape and size during the thermal cycling. In Figure S8C , Coulomb current peaks do not show superposed fine structures. These peaks are spaced by △VLG = 220 mV. In comparison, we note that the broad current peaks seen in Figure. S8A,B are spaced by about 700 mV, which is much larger than the value of △VLG = 220 mV seen in Figure S8C . Thus, the broad current peak structures can be traced to the presence of a small dot in the left constriction. Note that in Figure S8D , only one broad current peak is
shown. This is because the gate voltage spacing of this peak to its neighboring peaks is large
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(larger than 1 V), in consistence with the fact that the broad peak originates from the same small dot located in the left constriction and the right constriction gate is located far from the dot. To further clarify the physical origins of the broad peaks and the fine structures, we show in Figure S9 the source-drain current of the device as a function of VLG and VCG [ Figure S9A ] and as a function of VLG and VRG [ Figure S9B ], and the differential conductance of the device as a function of source-drain bias voltage VDS and gate voltage VLG (charge stability diagrams)
[ Figure S9C ] after the thermal cycling. In Figure S9A , two sets of current stripes are seen-a set of fine current stripes with the slope indicated by a yellow dashed line corresponding to the fine current peak structures seen in Figure S8 and a set of global current stripes with the slope indicated by a black dashed line corresponding to the broad current peak structures seen in Figure S8 .
It can be identified from Figure. S9A,B that all the three gates-the left constriction gate, the right constriction gate and the central gate-can tune the fine current peak structures effectively, indicating that these fine current peaks originate from single-electron transport through a large dot located in between these gates, i.e., the central Coulomb island defined by the FIB milling. However, the global current peak structures can be tuned effectively only by the left constriction gate and thus these structures originate from a dot in the neighborhood of the gatethe left narrow constriction. Figure S9C Two other Bi2Te3 single-electron transistor devices made by the same FIB milling process are measured at low temperatures. Figure S10 shows the measurements of a device made on the same chip as device #14 but from a different nanoplate. As shown in Figure S10A , the device possesses a circular dot and two side gates, labelled by PG, placed symmetrically around the dot.
The thickness of the nanoplate is 8 nm, the dot radius is 80 nm, and the two narrow constrictions have a length of 20 nm and a width of 50 nm. Figure S10B shows clear Coulomb current oscillations and Figure S10C shows the charge stability diagram of the device. The singleelectron charging energy of the dot extracted from the charge stability diagram is about 5 meV or larger. This is consistent with the fact the dot is much smaller in both lateral size and thickness. 
Measurements of single constrictions
To demonstrate the width-dependent transport properties of narrow constrictions, we have measured transport characteristics of single constrictions with different widths. The inset of Figure S12B shows the structure of these single constriction devices, where the constriction length is fixed at 25 nm and the constriction width varies from 50 nm to 400 nm. The nanoplates used for making these constriction devices are especially selected and have a thickness of about 10 nm, as indicated in Figure S12B . Figure S12A shows the resistance of each nanoplate measured at room temperature before and after a constriction is fabricated by FIB milling. It is seen that the resistance of a nanoplate increases by one order of magnitude after FIB milling out the constriction from it, as a result of a substantial reduction in conduction channel width. It is also seen that the resistance increases with decreasing constriction width. Figure S12B shows the conductance of five devices with different constriction widths measured at T = 2 K. For the device with a constriction width of 50 nm, the conductance at T = 2 K is about one quantum conductance. Figure S12C shows temperature dependent measurements of the resistance of four 18 of these five devices. The temperature dependences of the resistance of the devices with a constriction width of 150, 250, or 400 nm decrease with decreasing temperature, which are similar to that of a Bi2Te3 nanoplate, showing a metallic behavior. In contrast, the device with a constriction width of 50 nm behaves very differently; its resistance increases as temperature decreases, showing a semiconductor behavior. Figure S12D shows the Arrhenius plot of ln(R) versus 1/T for the device with 50 nm in constriction width. 
